default author photo

M. Sundhararajan

Bharath University

173 agharam road

salaiyur

Chennai, 600073

India

SCHOLARLY PAPERS

1

DOWNLOADS

103

TOTAL CITATIONS

14

Scholarly Papers (1)

1.

Hardware Evaluation of Second Round SHA-3 Candidates Using FPGA

International Journal of Advanced Research in Computer Science & Technology (IJARCST 2014), Vol. 2, Issue 2, Ver. 3 (April - June 2014)
Number of pages: 15 Posted: 01 Apr 2019
R Karthick and M. Sundhararajan
K.L.N. College of Engineering and Bharath University
Downloads 103 (674,591)
Citation 14

Abstract:

Loading...

ASIC, compressors, SHS-3 candidates, multiplier, CMOS, FPGA