default author photo

Max Uhlmann

affiliation not provided to SSRN

SCHOLARLY PAPERS

2

DOWNLOADS

87

TOTAL CITATIONS

0

Scholarly Papers (2)

Impact of Transistor Dimensions on the Performance of Multi-Level Programming Algorithms in 1T1R RRAM Devices

Number of pages: 20 Posted: 04 Sep 2025
affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN and Brandenburg University of Technology Cottbus-Senftenberg
Downloads 49 (1,196,631)

Abstract:

Loading...

Resistive RAM, 1-transistor-1-resistor, Write-verify Algorithms, Multi-Level Capability, I-V Transfer Characteristic

Impact of Transistor Dimensions on the Performance of Multi-Level Programming Algorithms in 1T1R RRAM Devices

Number of pages: 20 Posted: 04 Sep 2025
affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN and Brandenburg University of Technology Cottbus-Senftenberg
Downloads 34 (1,311,254)

Abstract:

Loading...

Resistive RAM, 1-transistor-1-resistor, Write-verify Algorithms, Multi-Level Capability, I-V Transfer Characteristic

2.

Hardware Validation of 130 nm CMOS-Integrated RRAM for Accelerating Vector-Matrix Multiplication

Number of pages: 5 Posted: 23 Jul 2026
affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, affiliation not provided to SSRN, Brandenburg University of Technology Cottbus-Senftenberg and affiliation not provided to SSRN
Downloads 4

Abstract:

Loading...

CMOS-integrated RRAM, crossbar array, electrical characterization, In-Memory Computing (IMC), Vector--Matrix Multiplication (VMM)