Techniques for Improving Design Performance of VLSI Circuits and Systems
4 Pages Posted: 14 Apr 2015
Date Written: July 10, 2014
Abstract
The purpose of this paper is to increase the maximum clock frequency and improve the setup and hold timing by modifying the circuit design. This paper describes the digital gates and memory elements such as latches and registers and can analyze a circuit to find the maximum clock frequency. In this paper we performs to maximize the clock frequency by adding output registers, minimize the setup and hold window by adding input registers, adjust delay measurements when including a delay locked loop (DLL), recalculate the timing of the board-level system after timing modification.
Keywords: Delay, Frequency, Performance, Registers, Clock
JEL Classification: C88
Suggested Citation: Suggested Citation